Title: Simulation and Analysis of 2:1 Multiplexer Circuits at different CMOS foundry Technology
_____________________________________________________________________________
Title: |
Simulation and Analysis of 2:1 Multiplexer Circuits at different CMOS foundry Technology
|
Author Name: |
Nishant Yadav, Pranay Kumar Rahi, Pratiksha Gupta |
Abstract: |
In electronics, a Multiplexer is a digital switch. It allows digital information from several sources to be routed onto a single output line. The basic multiplexer has several data input lines and a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2n input lines and n selection lines whose bit combinations determine which input is selected.[3] A common example of multiplexing or sharing occurs when several peripheral devices share a single transmission line or bus to communicate with computer. Each device in succession is allocated a brief time to send and receive data. At any given time, one and only one device is using the line. This is an example of time multiplexing since each device is given a specific time interval to use the line. This study presents a comparison between different foundry in terms of power dissipation and surface area required. The simulation has been performed in in 90nm, 70nm and 50nm CMOS technologies. The power and surface area parameters have been tuned suitably to achieve better CMOS design. |
Back |
