

Super Conducting Magnetic Energy Storage DVR based on Diode Clamped Modular Multilevel Converters

Dr.V.Praveen¹, N.Saida Naik² and P.Rajyalakshmi³

¹Professor, Department of Electrical and Electronics Engineering, PSCMRCET, Vijayawada, Andhra Pradesh.

²Asst.Professor, Department of Electrical and Electronics Engineering, PSCMRCET, Vijayawada, Andhra Pradesh.

³Asst.Professor, Department of Electrical and Electronics Engineering, VEC, Kavali, Andhra Pradesh.

Abstract

The superconducting magnetic energy storage system (SMES) has been emulated by a high-current inductor to investigate a system employing both SMES and battery energy storage system (BESS). A series-connected three phase voltage source inverter used to regulate ac voltage, and two bidirectional dc/dc converters used to control energy storage system charge and discharge. "DC bus level signaling" and "voltage droop control" have been used to automatically control power from the magnetic energy storage system during short-duration, high-power voltage sags, while the battery is used to provide power during longer term, low-power under voltages. The SMES-BESS hybrid dynamic voltage restorer (DVR) can support both short-term high-power voltage sags and long-term under-voltages with significantly reduced superconducting material cost compared with an SMES based system. The DVR is a fast and efficient solution to voltage sag problems. Here we use a new configuration of DVR which is based on the parallel diode-clamped modular multilevel converter (DCM2C). Where the capacitor voltages distributed in the sub-modules can be balanced automatically without any balancing control algorithms.

Keywords— Super Conducting Magnetic Energy Storage, Dynamic voltage restorer, voltage sag, modular multilevel converter.

1. INTRODUCTION

The enhancement of energy top quality is an important objective for electrical resources and commercial and commercial consumers. Highly sporadic allocated generation, rapidly changing plenty, and direct-off-line energy electronic systems all contribute to reduced energy top quality causing equipment down time, overload and failure leading to lost revenue [1]. Voltage interference is a prevalent problem and under-voltage conditions have been seen to happen more regularly than overvoltage circumstances [2]. Short-term under-voltage sags are described in IEEE Std. 1159-1995 [3] as a reduce to between 0.1 and 0.9 p.u. (per unit) r.m.s voltage for time periods of 0.5 cycles to 1 min. They happen more, long-term under-voltages with important costs to market [4]. Long-term under-voltage activities are described as a calculated voltage less than 0.8-0.9 p.u. r.m.s voltage, staying longer than 60 seconds or so [3] and can lead to fill losing and possibly to voltage failure [5]. The research below provides a means by which both short-term and long-term voltage variations can be reduced at the fill using short-term attractive power storage space and long-term battery energy storage space.

As the primary portion of DVR, the VSI has various topologies: two-level [6-7] or multilevel converters [8, 9]. Due to the top dv/dt , the conventional two-level converters have great changing failures and high frequency harmonics. And a heavy narrow is needed between the ripper and the treating transformer. A lot of research and accomplishment on multilevel-converter-based DVR have been designed, such as the cascaded H-bridge (CHB) [9] and modular multilevel ripper (MMC or M2C) [10]. The multilevel-DVR, consisting by capacitors and IGBTs with low voltage ranking, can be used for medium-/high-voltage mitigation programs with low changing failures and harmonics. Thus heavy filtration is not needed. Nevertheless, a challenging trouble in the multilevel converters is the capacitor voltage controlling management, which is revealed in many literatures [11-16]. This paper suggests a parallel-connected diode-clamped to be used in DVR. The new topology, derived from the general multilevel converter and the diode-clamped with energy evaluations routine can recognize capacitor voltage stability instantly without any management techniques or reviews.

Low energy ranking clamping diodes and inductors are used to management the capacitor currents. Along with this topology the voltage compensation method also created.




Fig.1: Hybrid Energy DVR system configuration

Fig. 1 reveals the DVR system considered. The SMES has been emulated by a 15 mH, 100 A inductor. During a voltage miscalculation a three-phase inverter is used to produce the settlement volts at the main of the injection transformers (T1-T3) so that the load volts continue to be near to affordable. DC/DC converters are used to interface battery energy and SMES-emulator to the DC bus. A reliable offer (Aux. Supply) is used to back up the DC bus during stand by function and cost the energy storage devices. [17-21].The reliable offer is turned off and the energy storage gadgets deliver the necessary energy for the inverter to support the burden during a volts mistake.

2. SMES-EMULATOR AND BATTERY SYSTEM

To reduce cost and be able to examine a SMES-battery hybrid DVR management system, the SMES system was replicated by using a 15 mH iron-core inductor in this research. The SMES converter was in accordance with the asymmetric H-bridge settings shown in Fig. 2. This converter was rated at up to 220 A continuous current using pressured air chilling. During charge, Q2 takes place ON and Q1 is modulated whereas during discharge Q1 takes place off and Q2 is modulated. The link between DC bus present, inductor present and responsibility rate, is given by (1) and (2) for charge and discharge[22].




Fig 2: SMES DC/DC converter

$$I_{csmes} = (V_{bus} - V_{nom_smes}) k_{smes} \text{ -----(1)}$$

where k_{smes} is the gradient of the droop controller and V_{nom_smes} is the nominal voltage of the droop controller.




Fig 3: Battery DC –DC converter

Fig. 3 reveals A bidirectional synchronous-buck coverter with a rating of 40 A output current with hysteresis present management was used to control battery. This topology has been formerly revealed for use with interfacing an ultra-capacitor power space for storage program to the DC bus in DVR program. However, the proposed system varies from past research in that a varying frequency hysteresis present management has been used. This is advantageous as it functions cycle-by-cycle present restricting, making it resistant to short circuit faults.

$$L \frac{di_L}{dt} = V_{bus} u - V_{bat} u' \text{ -----(2)}$$

Where u is a gate drive signal and V_{bat} and V_{bus} are battery and DC bus voltages. To achieve active current droop control, the inductor current reference I^* is set as follows:

$$I^* = (V_{bus} - V_{nom_bat}) k_{bat} \frac{V_{bus}}{V_{bas}} \text{ ----- (3)}$$

3. CONFIGURATION OF THE DVR




Fig 4: Scheme of DVR system

The scheme of DVR system is shown in Fig. 4. The energy resource currents are V_{sj} , $j = a, b, c$. The DC link voltage of the suggested parallel-DC flip multilevel ripper is offered by an AC/DC ripper. The outcome currents of the ripper, V_{dvrj} , are treated to the lines through three combining transformers in which the changes rate is $n : 1$. Output filtration are essential to remove the high regularity harmonics. Due to the multilevel voltage features, the narrow quantity has a more compact footprint than that used in conventional two-level converters. The injected voltage is in series with the source voltage, so the load voltage can meet the required waveforms.




Fig 5: Three phase structure of parallel-DCM2C




Fig 6: One arm structure

Fig. 5 shows the topology of the suggested identical DCM2C. Just like conventional M2C with two-star framework, the suggested converter comprises of 6 arms. Each arm has two groups, the left-side group and the right-side group, which are linked in identical. Each group contains one narrow inductance and n SMs. The particular relationship routine of the arm is showed in Fig. 6. Evaluating to M2C topology, the additional clamping diode and inductor are set up in each SM to help the capacitor voltage stability.

4. OPERATION PRINCIPLES

A. CAPACITOR VOLTAGE BALANCING PRINCIPLE




Fig. 7: Simplified circuit of SM1 and SM2

Assume that the power switches and clamping diodes are ideal, which indicates there are no volts falls across the devices when they are kept on condition. To be able to evaluate the clamping procedure, simplified circuits of SM1 and SM2 is derived in Fig. 7, then the following two situations are need to be discussed:

Case a: If the voltage of $C1$ is larger than or equal to that of $C2$, namely $u_{C1} \geq u_{C2}$, no current is generated in this clamping circuit. The relation of the two voltages remains unchanged.

Case b: If the voltage of $C1$ is lower than that of $C2$, namely $u_{C1} < u_{C2}$, balancing current, i_{D1} , will occur and flows from $C2$ to $C1$.

B. VOLTAGE MITIGATION




Fig. 8: Phasor representations of the three basic strategies: (a) in-phase; (b) energy-optimized; (c) pre-sag.

The DVR minimization program has been revealed in many literatures. Three primary techniques, the pre-sag settlement, in-phase settlement and energy-optimized settlement are shown in Fig. 8. The V_L' and I_L' signify the load voltage and current before voltage sag, respectively. V_L and I_L are the grid volts and load current after settlement, while V_s and V_{dvr} are the grid voltage and injected voltage. ϕ is the power factor of the load.

- (a) In the in-phase compensation method, the DVR injects the smallest voltage magnitude, and the phase angle is synchronized to the sag grid voltage. Thus, if a phase jump δ occurs, it cannot be corrected in this method, and the load tripping may appear.
- (b) In the energy-optimized compensation method, the DVR injects as little active power as possible to the load to compensate the sag voltage, aiming to prolong the compensation time with limited energy storage system. If the voltage sag is shallow, as shown in (6), this method can compensate the voltage with only reactive power. Hence the compensation time will be infinite theoretically. But the phase jump still cannot be correct.
- (c) In the pre-sag compensation method, both the phase jump and voltage sag can be corrected. A large amount of active power needs to be injected into the grid even during shallow voltage sag. This method can provide the best voltage performance for the load.




Fig. 9: Control block of the proposed DVR system.

In this paper, having to the support of the AC/DC system and the multilevel converter, the pre-sag compensation method is used. The control block is shown in Fig. 9.

The sag detection is implemented by

$$\Delta \text{sag} = \sqrt{V_{ref}^2 - (V_d^2 + V_q^2)} \text{ ---- (4)}$$

Here V_{ref} is the referrals volts of the load. V_d and V_q are the grid voltage in d-q axis elements respectively, and the required phase angle in the modification is from the load voltage. In regular situation the Δsag is lower than 0.1p.u. and they handled voltage is zero; Once the Δsag is bigger than 0.1p.u., the DVR begins to compensate. The load voltage phase angle θ will be replaced into the d-q modification. The output, V_{Lj_ref} , is the referrals vector of the load. Thus the phase angle jump will be prevented. Mixture of feedback and feedforward control is used on the injected voltage. The current-sharing control outputs, ΔV_j , are included to the outputs of compensation controller, and the sum consists the modulation signals.

5. RESULTS

In order to verify the performance of the proposed DVR, a hardware prototype was constructed. The battery was a 48 V, 75 Ah sealed lead acid type and the SMES-emulator was 15 mH/100 A iron-core inductor. The nominal AC bus voltage was set to 120 Vac using a step down transformer. The load was configured as a 1.4 kW star-connected resistor.

Initially a three-phase voltage sag to 35% of nominal voltage, lasting 100 ms was used to demonstrate the response of the DVR and energy storage systems. From Fig. 10 it can be seen that the hybrid DVR system mitigates the voltage sag effectively during the sag event. The battery is discharged momentarily at -1.45 A at the end of the sag when the inductor energy has been depleted.




Fig. 10: Hybrid System Experimental results: 0.1s Three phase sag to 35% of nominal voltage. (a) Supply voltages. (b) Load voltages (c) DC Link Voltage Battery Current (d) SMES-inductor current.

The SMES-emulator was then removed from the system and the test was repeated. The system response to the same three-phase sag with only battery energy storage is shown in Fig. 11. As the DC bus voltage falls below 140 Vdc (the battery system nominal voltage) the battery is discharged to support the DC bus. The peak battery current is 21.13 A in this case and the DVR system can be seen to effectively mitigate the voltage sag [23, 24, 25].




Fig. 11. Battery System Experimental results: 0.1s Three phase sag to 35% of nominal voltage.
(a) Supply voltages (b) Load voltages (c) DC Link Voltage (d) Battery Current.

Fig. 12 shows the capacitor voltages from the left- and right-side clusters of upper arm during voltage compensation. The voltage deviations are very small, basically smaller than 1V. This result verifies the excellent performance of the clamping diodes in regulating the capacitor voltages.




Fig. 12: Experimental waveforms of the capacitor voltages in upper arm of the parallel-DCM2C.

Fig. 13 shows the currents flowing through the arm, and the left-/rightside cluster are shown in. The good distributing performance in the two clusters verifies the effectiveness of the proposed current-sharing control.




Fig. 13: Experimental waveforms of the currents flowing through the left- and right-side cluster, and the whole arm.

6. CONCLUSIONS

The system has been shown to autonomously prioritise the use of the short-term energy storage system to support the load during deep, short-term voltage sags and a battery for lower depth, long-term under-voltages. This can have benefits in terms of improved voltage support capability and reduced costs compared with a SMES-based system. Additional benefits include reduced battery power rating requirement and an expected improvement in battery life compared with a battery-only system due to reduced battery power cycling and peak discharge power. A new DVR system based on the parallel-DCM2C, in which clamping circuits are applied to keep the capacitor voltages balanced. Comparing to traditional MMC, no balancing control algorithms or SM voltage sensors are needed in the proposed converter. Although extra diodes and inductors are required to clamp the capacitor voltages, the low current rating electrical characteristics will help to reduce the size and cost of the clamping circuits. With the developed pre-sag compensation method, the parallel-DCM2C can restore the load voltage both in phase angle and amplitude.

REFERENCES

- [1] P. K. Ray, S. R. Mohanty, N. Kishor, and J. P. S. Catalao, "Optimal feature and decision tree-based classification of power quality disturbances in distributed generation systems," *IEEE Trans. Sustain. Energy*, vol. 5, no. 1, pp. 200–208, Sep. 2014.
- [2] D. Novosel, G. Bartok, G. Henneberg, P. Mysore, D. Tziouvaras, and S. Ward, "IEEE PSRC report on performance of relaying during wide-area stressed conditions," *IEEE Trans. Power Del.*, vol. 25, no. 1, pp. 3–16, Jan. 2010.
- [3] "IEEE Recommended Practice for Monitoring Electric Power Quality," IEEE Std 1159–1995, 1995.
- [4] S. Jothibasu and M. K. Mishra, "A control scheme for storageless DVR based on characterization of voltage sags," *IEEE Trans. Power Del.*, vol. 29, no. 5, pp. 2261–2269, Jul. 2014.
- [5] B. Otomega and T. Van Cutsem, "Undervoltage load shedding using distributed controllers," *IEEE Trans. Power Syst.*, vol. 22, no. 4, pp. 1898–1907, Nov. 2007.
- [6] Christoph Meyer, Rik W. De Doncker, Yun Wei Li, and Frede Blaabjerg, "Optimized control strategy for a medium-voltage DVR—theoretical investigations and experimental results," *IEEE Transactions on Power Electron.*, vol. 23, no. 6, pp. 2746–2754, 2008.
- [7] Esmail Ebrahimzadeh, Shahrokh Farhangi, Hossein Iman-Eini, Firouz Badrkhani Ajai, and Reza Irvani, "Improved phasor estimation method for dynamic voltage restorer applications," *IEEE Transactions on Power Del.*, vol. 30, no. 3, pp. 1467–1477, 2015.
- [8] H. K. Al-Hadidi, A. M. Gole, and David A. Jacobson, "A novel configuration for a cascade inverter-based dynamic voltage restorer with reduced energy storage requirements," *IEEE Transactions on Power Del.*, vol. 23, no. 2, pp. 881–888, 2008.
- [9] Pedro Roncero-Sanchez, and Enrique Acha, "Dynamic voltage restorer based on flying capacitor multilevel converters operated by repetitive control," *IEEE Transactions on Power Del.*, vol. 24, no. 2, pp. 951–960, 2009.
- [10] Lucheng Hong, Qirong Jiang, Liang Wang, and Wei Du, "A new topology and control strategy for centralized ride-through capability of wind farm," *Proc. of 38th Annual Conference on IEEE Industrial Electronics (IECON 2012)*, Montreal (Canada).
- [11] S. Choi, and M. Saeedifard, "Capacitor voltage balancing of flying capacitor multilevel converters by space vector PWM," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1154–1161, Jul. 2012.

- [12] K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuation suppression methods of floating capacitors in a new modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1943–1954, May 2013.
- [13] S. Fan, K. Zhang, J. Xiong, and Y. Xue, "An improved control system for modular multilevel converters with new modulation strategy and voltage balancing control", *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 358–371, Jan. 2015.
- [14] Wim van der Merwe, Peter Hokayem, and Lidia Stepanova, "Analysis of the N-Cell single phase MMC natural balancing mechanism," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 2, no. 4, pp. 1149-1158, Dec. 2014.
- [15] Sumit K. Chattopadhyay, and Chandan Chakraborty, "A new multilevel inverter topology with self-balancing level doubling network," *IEEE Trans. Ind. Electron.*, vol. 61, no. 9, pp. 4622-4631, Sept. 2014.
- [16] Steven Thielemans, Alex Ruderman, Boris Reznikov, and Jan Melkebeek, "Improved Natural Balancing With Modified Phase-Shifted PWM for Single-Leg Five-Level Flying-Capacitor Converters," *IEEE Trans. Power Electron.* vol. 27, no. 4, pp. 1658-1667, April 2012.
- [17] H. M. S. C. Herath, V. J. Gosbell, and S. Perera, "Power quality (PQ) survey reporting: Discrete disturbance limits," *IEEE Trans. Power Del.*, vol. 20, no. 2, pp. 851–858, Sep. 2005.
- [18] S. Jae Woong, C. Youngho, K. Seog-Joo, M. Sang Won, and H. Kyeon, "Synergistic control of SMES and battery energy storage for enabling dispatchability of renewable energy sources," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, Jun. 2013, Art. no. 5701205.
- [19] J. Li, M. Zhang, Q. Yang, Z. Zhang, and W. Yuan, "SMES/battery hybrid energy storage system for electric buses," *IEEE Trans. Appl. Supercond.*, vol. 26, no. 4, Feb. 2016, pp. 1–5.
- [20] J. Deng, J. Shi, Y. Liu, and Y. Tang, "Application of a hybrid energy storage system in the fast charging station of electric vehicles," *IET Gener. Transmiss. Distrib.*, vol. 10, pp. 1092–1097, Mar. 2016.
- [21] N. Zanxiang, X. Xi, K. Qing, R. Aggarwal, Z. Huiming, and Y. Weijia, "SMES-battery energy storage system for conditioning outputs from direct drive linear wave energy converters," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 4, Jun. 2013, Art. no. 5000705.
- [22] P. Jayaprakash, B. Singh, D. P. Kothari, A. Chandra, and K. Al-Haddad, "Control of reduced-rating dynamic voltage restorer with a battery energy storage system," *IEEE Trans. Ind. Appl.*, vol. 50, no. 2, pp. 1295–1303, Jul. 2014.
- [23] J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in *Proc. Sixteenth Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2001, vol. 2, pp. 1267–1273.
- [24] J. G. Nielsen, M. Newman, H. Nielsen, and F. Blaabjerg, "Control and testing of a dynamic voltage restorer (DVR) at medium voltage level," *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 806–813, May 2004.
- [25] C. Fitzer, M. Barnes, and P. Green, "Voltage sag detection technique for a dynamic voltage restorer," *IEEE Trans. Ind. Appl.*, vol. 40, no. 1, pp. 203–212, Feb. 2004.