

FPGA Implementation of Reconfigurable Processor for Image Processing Application

Miss. Girija Mansing Anuse¹, Prof. Shilpa Vikas Shinde²

¹Department of Electronics and telecommunication, Sinhgad institute of technology, Lonawala, Pune.

²Assistant Professor, Sinhgad institute of technology, Lonawala, Pune.

Abstract

In this research I have proposed the method of FPGA implementation of reconfigurable processor for image processing for medical, Photoshop and satellite application purpose. Field Programmable Gate Array (FPGA) technology has become a viable target for the implementation of real time algorithms suited to video and image processing applications. In this project we are using the image processing application like Median filter, Erosion and dilation. Here the digital image is taken as the input that image is converted into gray scale image and creating header file with the help of Matlab. Header file mean that gray scale image is converted into pixel. After we are writing C code for median filter, erosion and dilation. For the embedding the header file and the C code we have used the Xilinx Platform Studio (XPS), after dumping into the FPGA kit with the help of JTAG and RS232 cable. The purpose of JTAG is at the time we can send data parallel into kit. The purpose of RS232 cable is at a time we can show data serially. The main purpose of this project is we are using Medical, Photoshop and Satellite application processes. Programmable Array Logic (FPGA) board had used to increase the capacity. we have selected the Spartan3EDK tool for the implementation purpose.

Keywords : MATLAB, field programmable gate array (FPGA), xilinx platform studio 10.1, Spartan 3EDK, visual basic window

1. INTRODUCTION

Image processing methods come from two application areas. One is information about human interpretation and another one is storage of image data and transmission. The term image processing means refers to the processing of images by a digital computer. In that digital images have a finite number of elements, each element has a particular value and location. Image processing applications are widely used in industries. One of the first applications of images was in the newspaper industries. Image processing has many applications, all the applications we are using any image processing technique then we can get output with the help of MATLAB. All the image processing concepts depend upon only software. So there are many disadvantages of hardware. It will show output on a separate window. Time and speed of operation will be high.

Now I have proposed FPGA implementation of image processing using a reconfigurable processor. Here we are using both hardware and software. Reconfigurable means once we dump a code with hardware it is not constant. After again we dump another code in that kit, the previous code will be erased. So this process will be continuously using it is called a reconfigurable processor. Here I will introduce the FPGA SPARTAN 3EDK kit. If we are using hardware it will show output on a single window only that window is called a visual basic window (VB) and also speed time will be less compared to MATLAB.

In existing papers we are using a Reconfigurable Binary processor for image processing. A Binary image is a digital image that has only two possible values for each pixel. The color used for the object(s) in the image is the foreground color while the rest of the image is the background color. Two colors are used for a binary image, black and white, though any two colors can be used. Binary images are also called bi-level or two-level. Each pixel is stored as a single bit, i.e., a 0 or 1. Binary images often arise in digital image processing as masks or as the result of certain operations such as segmentation, thresholding, and dithering. For a binary image, black pixels denote background while, white pixels are normally taken to represent foreground regions. The set of coordinates corresponding to that image is simply the set of two-dimensional Euclidean coordinates of all the foreground pixels in the image, with an origin normally taken in one of the corners so that all coordinates have positive elements.

In existing systems, Morphological image processing is used in VHDL (Verilog hardware description language). So the output is derived by simulation part only.

In the proposed system, Xilinx Platform Studio based on the Xilinx FPGA Spartan 3 has been used to implement a low-cost image processing system for real-time applications with educational purposes.

MATLAB graphical user interface allows the designer to open the image to be processed, setup the communication parameters, specify the required processing, send the input image, and receive the corresponding result after the process.

The main project is classified into two parts as. The steps are as follows

1. At first digital image is converted into grayscale image and then the header file is created. Then the embedding process of header file and C code is done by using Xilinx platform studio.
2. After that, by using Xilinx platform studio (Spartan3EDK tool) we have to implement the project.

Advantages:

1. The main advantages of this project is we can take real time video that video is converted into 15 frames. In those 15 frames we can select only one frame as our input image.
2. Wide application range: As processor is reconfigurable we can use same processor for different image processing application.
3. Less expensive: As we are using only one reconfigurable processor the whole system becomes less expensive.
4. Simple structure: As the process of all the applications is same only we are changing the c code for the structure of the system is simple.

The remaining paper is organized as follows. Description of morphological application like median filter, erosion, dilation is given in section 2. Block diagram is given in section 3. In the section 4 there are implementation and the results are given. Conclusion, acknowledgment and the references are given the section 5, 6 and 7.

2. DESCRIPTION OF IMAGE PROCESSING APPLICATION

2.1 Median Filter

The median filter is a nonlinear digital filtering technique, often used to remove noise. Such noise reduction is a typical pre-processing step to improve the results of later processing. Median filter taking the median value instead of the average or weighted average of pixels in the window Sort all the pixels in an increasing order, take the middle one. The window shape does not need to be a square. Special shapes can preserve line structures.

2.2 Erosion

Erosion is one of two fundamental operations in morphological image processing from which all other morphological operations are based. It was originally defined for binary images, later being extended to grayscale images, and subsequently to complete lattices.

2.3 Dilation

Dilation is one of the basic operations in mathematical morphology. Originally developed for binary images, it has been expanded first to gray scale images, and then to complete lattices. The dilation operation usually uses a structuring element for probing and expanding the shapes contained in the input image.

3. BLOCK DIAGRAM




Figure 1: Median filter block diagram




Figure 2: Erosion block diagram




Figure 3: Dilation block diagram

4. IMPLEMENTATION AND RESULTS

The images shown in figure 4 is the how to create GUI file with the help of MATLAB,figure 5 is the input image, figure 6 is the header file creation, figure 7 is the header file.




Figure 4 : GUI file




Figure 8: original input image for median filter




Figure 9: output image for median filter



Figure10: Input image for erosion




Figure11: Output image for erosion




Figure12: Input image for dilation



Figure13: Output image for dilation

5. CONCLUSION

Image processing operations namely median filter, erosion, dilation are useful tools in medical, satellite, Photoshop application. In this paper a variety of application of morphological operations in additional with several of existing cases are presented to demonstrate their usability and capability.

6. Acknowledgement

I would like to show my gratitude to my guide Prof. Mrs. S. V. Shinde , who helped and support me for this project. Most of the data in this paper is based on the literature review of my M.E. project.

References

- [1] Y. Liu and C. Pomalaza-Raez, "A low-complexity algorithm for theon-chip moment computation of binary images," in *Proc. Int. Conf.Mechatron. Autom.*, 2009, pp. 1871–1876.
- [2] E. C. Pedrino, O. Morandin, Jr., and V. O. Roda, "Intelligent FPGA based system for shape recognition," in *Proc. 7th Southern Conf.Programmable Logic*, 2011, pp. 197–202.
- [3] M. F. Talu and I. Turkoglu, "A novel object recognition method based on improved edge tracing for binary images," in *Proc. Int. Conf. Appl. Inform. Commun. Technol.*, 2009, pp. 1–5.
- A. J. Lipton, H. Fujiyoshi, and R. S. Patil, "Moving target classification and tracking from real-time video," in *Proc. Workshop Appl. Comput. Vision*, 1998, pp. 8–14.
- [4] J. Kim, J. Park, K. Lee *et al.*, "A portable surveillance camera architecture using one-bit motion detection," *IEEE Trans. Consumer Electron*, vol. 53, no. 4, pp. 1254–1259, Nov. 2007.
- [5] D. J. Dailey, F. W. Cathey, and S. Pumrin, "An algorithm to estimate mean traffic speed using uncalibrated cameras," *IEEE Trans. Intell.Transportation Syst.*, vol. 1, no. 2, pp. 98–107, Jun. 2000.
- [6] T. Ikenaga and T. Ogura, "A fully parallel 1-Mb CAM LSI for real-time pixel-parallel image processing," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 536–544, Apr. 2000.
- [7] E. C. Pedrino, J. H. Saito, and V. O. Roda, "Architecture for binary mathematical morphology reconfigurable by genetic programming," in *Proc. 6th Southern Programmable Logic Conf.*, 2010, pp. 93–98.
- [8] M. R. Lyu, J. Song, and M. Cai, "A comprehensive method for multilingual video text detection, localization, and extraction," *IEEE Trans. Circuit Syst. Video Technol.*, vol. 15, no. 2, pp. 243–255, Feb. 2005.
- [9] W. Miao, Q. Lin, W. Zhang *et al.*, "A programmable SIMD vision chip for real-time vision applications," *IEEE J. Solid-State Circuits*, vol.43,no. 6, pp. 1470–1479, Jun. 2008.
- [10] Lopich and P. Dudek, "A SIMD cellular processor array vision chip with asynchronous processing capabilities," *IEEE Trans. Circuits Syst.I*, vol. 58, no. 10, pp. 2420–2431, Oct. 2011.
- [11]H. Yang and A. C. Kot, "Binary image authentication with tampering localization by embedding cryptographic signature and block identifier," *IEEE Signal Process. Lett.*, vol. 13, no. 12, pp. 741–744, Dec. 2006.
- [12]M. Wu and B. Liu, "Data hiding in binary image for authentication and annotation," *IEEE Trans. Multimedia*, vol. 6, no. 4, pp. 528–538, Aug.2004.
- [13]H. Yang, A. C. Kot, and S. Rahardja, "Orthogonal data embedding for binary images in morphological transform domain: A high-capacity approach," *IEEE Trans. Multimedia*, vol. 10, no. 3, pp. 339–351, Apr. 2008.
- [14]H. Yang and A. C. Kot, "Pattern-based data hiding for binary image authentication by connectivity-preserving," *IEEE Trans. Multimedia*, vol. 9, no. 3, pp. 475–486, Apr. 2007.
- [15]K. M. Shaaban, S. A. Ali, and Y. B. Mahdy, "A chip design for binary and binary morphological operations," in *Proc. Int. Conf. Inform. Intell. Syst.*, 1999, pp. 554–559.
- [16]K. Fujii, M. Nakanishi, S. Shigematsu *et al.*, "A 500-dpi cellular-logic processing array for fingerprint-image enhancement and verification," in *Proc. IEEE Custom Integr. Circuits Conf.*, May 2002, pp. 261–264.
- [17]H. J. Park, K. B. Kim, J. H. Kim *et al.*, "A novel motion detection pointing device using a binary CMOS image sensor," in *Proc. IEEE Int.Symp. Circuits Syst.*, May 2007, pp. 837–840.
- [18]M. Laiho, J. Poikonen, and A. Paasio, "Space-dependent binary image processing within a 64×64 mixed-mode array processor," in *Proc. Eur.Conf. Circuit Theory Design*, 2009, pp. 189–192.